(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 15 February 2001 (15.02.2001)

(10) International Publication Number WO 01/11685 A1

(51) International Patent Classification7: H02H 9/04

H01L 27/02,

Flemington, NJ 08822 (US).

- (21) International Application Number: PCT/US00/21316
- (22) International Filing Date: 4 August 2000 (04.08.2000)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/147,943 09/627,090 6 August 1999 (06.08.1999) US 27 July 2000 (27.07.2000) US

- (71) Applicant: SARNOFF CORPORATION [-/US]: 201 Washington Road, CN 5300, Princeton, NJ 08543 (US).
- (72) Inventors: RUSS, Christian, Cornelius; 73 Castleton Road, Princeton, NJ 08540 (US). VERHAEGE, Koen,

AVERY, Leslie, Ronald; 417 Kingwood-Locktown Road,

(74) Agents: MOSER, Raymond, R., Jr. et al.; Thomason, Moser & Patterson LLP, 595 Shrewsbury Avenue - 1st

Floor, Shrewsbury, NJ 07702 (US).

(81) Designated States (national): JP, KR, SG.

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,

Published:


NL, PT, SE).

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Gerard, Maria; Brugse Baan 188A, B-8470 Gistel (BE).

(54) Title: DOUBLE TRIGGERING MECHANISM FOR ACHIEVING FASTER TURN-ON



(57) Abstract: An ESD protection circuit includes an SCR and a switching means, such as a MOS transistor connected to the SCR so that the SCR is turned on by the switching means to allow an ESD pulse to pass from a Pad line to a grounded VSS line and thereby dissipate the ESD pulse. The SCR is connected between the Pad line and the VSS line. One MOS switching means is connected between the Pad line and the SCR and has a gate which is connected to a VDD line which maintains the switch in open condition during normal VDD bias conditions. An ESD pulse applied to the Pad line, the switch is preconditioned in ON mode allowing the SCR to be predisposed to conduction to allow the ESD pulse to flow to the VSS line.

WO 01/11685 A1

5

DOUBLE TRIGGERING MECHANISM FOR ACHIEVING FASTER TURN-ON

This application claims the benefit of U.S. Provisional Application Serial No. 60/147,943 filed August 6, 1999.

Field of the Invention

The present invention relates to an electrostatic discharge (ESD) protection circuit, and, more particularly, to an ESD protection circuit having a double triggering mechanism for achieving faster turn-on.

Background of the Invention

In digital integrated circuits which include MOS transistors, 10 protection against electrostatic discharge (ESD) is a problem. With the development of faster circuits in which the oxide thickness in the MOS transistor is made thinner, providing adequate levels of ESD protection has become an even greater problem. Silicon controlled rectifier (SCR) 15 devices have heretofore been used for ESD protection. A major improvement for their use in CMOS technology has been the so-called low voltage triggering SCR circuits which incorporate a NMOS transistor to provide a lower triggering voltage than the normally predominating wellto-well breakdown and triggering circuits. Fig. 1 is a circuit diagram of a 20 typical low-voltage triggering SCR ESD protection circuit, generally designated as 10. The low-voltage triggering SCR circuit 10 comprises an SCR 12 and a NMOS transistor 14 connected between a Pad line 13 and a VSS line 15. It should be understood that a typical SCR 12, as shown in Fig. 2, is a body of a semiconductor material having four layers 16, 18, 20 25 and 22. The layers are of alternating opposite conductivity types, such as

being of N-type conductivity. Metal contact layers 24 and 26 are on the outer layers 16 and 22, and a metal contact 28 is on one of the inner layers, such as the layer 18. However, the SCR can be considered as being formed of two bipolar transistors, a PNP transistor and a NPN transistor, wherein the N-type layer of the PNP transistor is common with on the N-type layers of the NPN transistor, and one of the P-type layers of the PNP transistor is common with the P-type layer of the NPN transistor. Thus, in the circuit diagram of Fig. 1, the SCR 12 is shown electrically as being formed of a PNP transistor 30 and a NPN transistor 32. In the operation of the circuit, an electrostatic discharge on the pad 13 causes the MNOS transistor 14 to trigger turning on the SCR transistor 12. This allows the electrostatic discharge to flow to the VSS line 15 which is grounded. However, a problem common with the SCR is the triggering time.

15 Because of the double injection mechanism in the SCR 12, two junctions have to be forward biased. The total transit time is a function of the transit

have to be forward-biased. The total transit time is a function of the transit time of the NPN transistor and the transit time of the PNP transistor with the transit time of the PNP transistor being normally slower than that of the NPN transistor. Since an ESD protection circuit, particularly a SCR protection circuit, relies usually on a breakdown mechanism for its triggering, the slower transit time of the PNP transistor slows down the triggering time of the circuit. Therefore, it would be desirable to reduce the triggering time of a SCR protection circuit.

Summary of the Invention

25 An ESD protection circuit includes a SCR connected between a Pad

line and a VSS line. A switch is connected between the Pad line and the SCR. The switch is also connected to a VDD line which maintains the switch in an OFF condition under normal operation, but allows the switch to be ON during the unpowered condition. When an ESD pulse is applied to the Pad line, the switch is preconditioned in ON mode allowing the SCR to be predisposed to conduction to allow the ESD pulse to flow to the VSS line. A second switch may be connected between the SCR and VSS line.

Brief Description of the Drawings

- Fig. 1 is a circuit diagram of a typical prior art SCR protection 10 circuit;
 - Fig. 2 is a sectional view of a typical SCR;
 - Fig. 3 is a circuit diagram of a SCR protection circuit incorporating the present invention;
- Fig. 4 is a circuit diagram showing one form of a circuit for carrying out the present invention;
 - Fig. 5 is a sectional view of an integrated circuit which forms the circuit shown in Fig. 4;
 - Fig. 6 is a top view of the integrated circuit of Fig. 5;
- Fig. 7 is a circuit diagram of another form of the circuit of the 20 present invention; and
 - Fig. 8 is a circuit diagram of still another form of the circuit of the present invention.

Detailed Description of Preferred Embodiments

25 Referring to Fig. 3, an ESD protection circuit which incorporates the

15

25

present invention is generally designated as 34. ESD protection circuit 34 comprises a SCR 36 formed of a PNP transistor (QP1) and a NPN transistor (QN1). The collector 38 of the PNP transistor QP1 is electrically connected to the base 40 of the NPN transistor QN1 since they are provided 5 by the same P-type region of the SCR 36. This common region of the SCR 36 will be referred to as the G1. The collector 42 of the NPN transistor QN1 is electrically connected to the base 44 of the PNP transistor QP1 since they are provided by the same N-type region of the SCR 36. This common region of the SCR 36 will be referred to as the G2. The base 40 of the NPN 10 transistor QN1 is electrically connected to a VSS line 46 through a resistor Rp. and the base 44 of the PNP transistor QP1 Is electrically connected to a Pad line 48 through a resistor Rn. The emitter 50 of the PNP transistor QP1 is electrically connected to the Pad line 48, and the emitter 52 of the NPN transistor QN1 is electrically connected to the VSS line 46.

A switching element S1 is electrically connected between the Pad line 48 and the base 40 of the NPN transistor QN1, which is also the collector 38 of the PNP transistor QP1. A resistor R1 is electrically connected between the switching element S1 and the Pad line 48. A second switching element S2 is electrically connected between the VSS line 46 and 20 the base 44 of the PNP transistor QP1, which is also the collector 42 of the NPN transistor QN1. A resistor R2 is electrically connected between the VSS line 46 and the switching element S2. The reference terminals Ref of each of the switching elements S1 and S2 are electrically connected to a VDD line 54.

In the operation of the protection circuit 34, the switches S1 and S2

PCT/US00/21316

are closed when the whole device is in a non-biased condition (under which the ESD stress would affect it). When an ESD pulse is applied to the circuit 34, the switches S1 and S2 remain closed because the VDD is capacitively coupled to VSS and charges up only slowly. This turns the SCR 36 on allowing the ESD current to flow to VSS, which is grounded. Thus, the protection circuit 34 shunts the ESD current through the SCR 36 to protect the circuit. The resistors R1 and R2 in series with the switching elements S1 and S2 limit the current and prevent possible damage in S1 and S2.

Referring to Fig. 4, there is shown a protection circuit 56 which is a 10 practical realization of the concept of the protection circuit 34 shown in Fig. 2. The circuit 56 comprises a SCR 58, which is shown as to be formed by a PNP transistor QP1 and a NPN transistor QN1. The transistors QP1 and QN1 are connected together and to the Pad line 60 and VSS line 62 in 15 the same manner as previously described with regard to Fig. 3. A PMOS transistor 64 serves as the switch S1 and resistor R1 in the circuit 34 shown in Fig. 3, and a NMOS transistor 66 serves as the switch S2 and resistor R2 in the circuit 34. The source 68 of the PMOS transistor 64 is connected to the Pad line 60, and the drain 70 of the PMOS transistor 64 is 20 connected to the base region 74 of the NPN transistor QN1 which is also the collector region of the PNP transistor QP1. The gate 72 of the PMOS transistor 64 is connected to a VDD line 76. The NMOS transistor 66 is connected between the VSS line 62 and the base region 78 of the PNP transistor QP1 which is also the collector region of the NPN transistor 25 QN1. Optionally, a diode 80 may be connected between the Pad line 60 and

15

25

the VDD line 76.

In the operation of the protection circuit 56, since the gate 72 of the PMOS transistor 64 is connected to the VDD line 76, a biased VDD line 76 turns the PMOS transistor 64 off. When the VDD line 76 is not biased, and a positive ESD pulse hits the Pad line 60 with the VSS line 62 being grounded, the VDD capacitance will keep the gate 72 of the PMOS transistor 64 on a low potential allowing current to flow to the base region 74 of the NPN transistor QN1. This triggers the SCR 58 immediately to the on-condition draining the ESD current to the VSS line 62 in a safe 10 manner. The triggering current in this case is solely provided by the normally on PMOS transistor 64. Although the circuit 56 is shown as having herein the NMOS transistor 66, it is incorporated in the structure to provide a compact device layout and does not function in the operation of the circuit 58.

The diode 80 allows some of the ESD current to flow from the Pad line 60 to the VDD line 76 and to charge up the VDD capacitance. This does not compromise the functionality of the protection circuit 56 as the potential of the Pad line 60 will initially be a more than diode drop higher than the VDD line 76. Therefore, the PMOS transistor 68 will receive a 20 negative gate-to-source bias around or higher than the threshold voltage such that the PMOS transistor 68 will stay in a conducting mode long enough to trigger the SCR 38 into conduction. Under normal circuit operation, the VDD potential is higher than the potential on Pad line 60 and PMOS transistor is off.

Referring to Fig. 5, there is shown a form of a semiconductor device,

generally designated as 82, which forms the protection circuit 56 shown in Fig. 4. The semiconductor device 82 comprises a substrate 84 of a semiconductor material of either conductivity type having a surface 86. In the substrate 84 and at the surface 86 is a well region 88 of P-type 5 conductivity. Also in the substrate 84 at the surface 86 and adjacent the Ptype well region 88 is a well region 90 of N-type conductivity. In the P-type conductivity well 88 and at the surface 86 are two spaced regions 92 and 94 of N+ type conductivity which form the source and drain of a NMOS transistor. As shown in Fig. 5, the N+ region 94 is adjacent the junction 10 between the P well 88 and the N well 90 and has a plurality of spaced fingers 95 which extend into the N well 90. In the P well 88 and at the surface 86 is a contact region 96 of P+ type conductivity. The contact region 96 is spaced from the N+ region 92 and an isolating strip 98 of an insulating material, such as silicon dioxide, is in the P well 88 between the 15 P+ contact region 96 and the N+ region 92. A dielectric layer 100, such as of silicon dioxide, is on the surface 88 between the two N+ type regions 92 and 94. A layer 102 of a conductive material, such as doped polysilicon or a metal, is on the dielectric layer 100 and extends between the two N+ type regions 92 and 94. The conductive layer 102 forms the gate of the NMOS 20 transistor.

In the N well 90 and at the surface 86 are a pair of spaced regions
104 and 106 of P+ type conductivity which form the drain and source of a
PMOS transistor. The P+ region 104 is adjacent the junction between the
P well 88 and N well 90 and has a plurality of spaced fingers 108 which
extend into the P well 88. The P+ fingers 108 are interdigitated with the

PCT/US00/21316

N+ fingers 95. However, the P+ fingers 108 are spaced from and therefore do not touch the interdigitated N+ fingers 95. If desired, an insulating material, such as silicon dioxide (not shown) may be provided between the interdigitated fingers 108 and 95. A contact region 110 of N+ type

5 conductivity is in the N well 90 at the surface 88 and spaced from the P+ region 106. An isolation strip 112 of an insulating material, such as silicon dioxide, is in the N well 90 between the P+ region 106 and the contact region 110. A dielectric layer 114, such as of silicon dioxide, is on the surface 88 between the P+ regions 104 and 106. A layer 116 of a

10 conductive material, such as doped polysilicon or a metal, is on the dielectric layer 114 to form the gate of the PMOS transistor. A strip 118 of an insulating material, such as silicon dioxide is in the substrate 84 and completely surrounds the device.

In the semiconductor device 82, the N+ region 92, P well 88, N well

90 and P+ region 106 form the SCR 58 of the circuit 56 shown in Fig. 4. The
N+ regions 92 and 94, the P well 88, the dielectric layer 100 and the
conductive layer 102 form the NMOS transistor 66 of the circuit 56. The P+
regions 104 and 106, N well 90, dielectric layer 114 and conductive layer 116
form the PMOS transistor 64 of the circuit 56. The conductive layers 102

and 116, which are the gates of the NMOS transistor 66 and the PMOS
transistor 64 respectively, are connected to form the desired circuit either
by conductive strips (not shown) in or on the substrate 84 or by external
wires. The interdigitated fingers 95 and 108 of the N+ region 92 and P+
region 104 provide the necessary connections for the PMOS transistor 64

and NMOS transistor 66 so that they operate as the switches S1 and S2 of

the circuit shown in Fig. 3.

10

Referring to Fig. 7, a more preferred form of the protection circuit of the present invention is generally designated as 120. Circuit 120 is identical to the protection circuit 56 shown in Fig. 4 except that it includes 5 a second PMOS transistor 122. The source 124 of the PMOS transistor 122 is connected to the Pad line 60 through a resistor 126. The drain 128 of the PMOS transistor 122 is connected to (1) VSS line 62 through a high ohmic resistor 130 and (2) the gate of NMOS transistor 68. The gate 132 of the PMOS transistor 122 is connected to the VDD line 76.

The circuit 120 allows an improved triggering as the base regions of both the PNP transistor 30 and the NPN transistor 32 are biased. For biased VDD, the PMOS transistor 64 and NMOS transistor 68 are in the Off state, keeping the SCR ESD clamp also in the Off state. The resistor 126 is provided to limit the current in case of an unintended breakdown of the 15 source junction 124 of PMOS transistor 122 during an ESD event.

Referring to Fig. 8, still another form of the protection circuit of the present invention is generally designated as 132. Circuit 132 is identical to the circuit 56 shown in Fig. 4 except that in the circuit 56, the NMOS transistor 66 is not used, whereas in the circuit 132 the NMOS transistor 66 is utilized by connecting the gate of the NMOS transistor 66 to the base 44 of the NPN transistor 32. In the circuit 132, the gate bias for the NMOS transistor 66 is picked up as local substrate potential from the base region of the NPN transistor 32.

Thus, there is provided by the present invention an ESD protection circuit which includes a SCR connected between a Pad line and a VSS

10

line, and a switching means, such as a PMOS transistor, connected between the Pad line and the SCR. A second switch in the form of a NMOS transistor may be connected between the SCR and the VSS line. The switches are also connected to a VDD line which will maintain the switches in open condition when the VDD line is biased. When the VDD line is not biased, and a positive ESD pulse on the Pad line during an unpowered condition will keep the gate of the PMOS transistor on a low potential allowing current to flow to the base region of the NPN transistor. This triggers the SCR immediately in on-condition allowing the pulse to pass to the VSS line, which is grounded. Thus, this is an double triggering action which provides a faster operating time for the protection circuit to allow the dissipation of the ESD pulse.

What is claimed:

1. An ESD protection circuit comprising:

conduction allowing the ESD pulse to flow to the VSS line.

- a SCR connected between a Pad line and a VSS line; and
- a switch connected between the Pad line and the SCR, the switch

 also being connected to a VDD line which maintains the switch in OFF

 condition so that when an ESD pulse is applied to the Pad line, the switch

 is preconditioned in ON condition allowing the SCR to be predisposed to
- 2. The protection circuit of claim 1 wherein the switch is a MOStransistor having a source connected to the Pad line, a drain connecting to the SCR and a gate connected to the VDD line.
- 3. The protection circuit of claim 2 wherein the SCR is essentially the combination of a PNP bipolar transistor and a NPN bipolar transistor with the P type collector of the PNP transistor being common with the P type base region of the NPN transistor and the N type base region of the PNP transistor being common with the N type collector region of the NPN transistor, and the emitters of the PNP and NPN transistors being electrically connected to the Pad line and VSS line respectively so that the SCR is turned ON by simultaneous injection into the two common regions of the PNP and NPN transistors.
 - 4. The protection circuit of claim 3 including a separate resistor connected between each of the common regions of the bipolar transistors and the Pad line and VSS line respectively.
- 5. The protection circuit of claim 3 wherein the MOS transistor is a25 PMOS transistor with the drain being connected to the joint P type region

12


of the bipolar transistors.


- 6. The protection circuit of claim 5 further comprising a diode connected between the Pad line and the VDD line.
- 7. A semiconductor device forming an ESD protection circuit5 comprising:
 - a substrate of a semiconductor material having a surface;
 - a well of P type conductivity in said substrate at said surface;
 - a well of N type conductivity in said substrate at said surface, the N type well being adjacent to the P type well;
- a pair of spaced regions of N type conductivity in said P type well at said surface;
 - a first layer of a dielectric material on said surface between the spaced N type regions;
 - a layer of a conductive material on said first dielectric layer;
- a pair of spaced regions of P type conductivity in said N type well at said surface;
 - a second layer of a dielectric material on said surface between the spaced P type regions; and
 - a layer of a conductive material on said second dielectric layer.
- 8. The semiconductor device of claim 7 wherein one of the N type regions is adjacent the junction between the N type well and the P type well and has a plurality of spaced fingers extending into the N type well, and one of the P type regions is adjacent the junction between the N type well and the P type well and has a plurality of space fingers extending into the P type well.


9. The semiconductor device of claim 8 in which the fingers of the N type region and the P type region are interdigitated.


13


- 10. The semiconductor device of claim 9 including a P+ type contact region in the P type well at said surface, and a N+ type contact region in
- 5 the N type well at said surface.














INTERNATIONAL SEARCH REPORT

Interna. ai Application No

PCT/US 00/21316 A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L27/02 H02H H02H9/04 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 HO1L HO2H Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ, INSPEC C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1 US 5 452 171 A (METZ LARRY S ET AL) X 19 September 1995 (1995-09-19) figures 2-5 column 2, line 45 - line 64 column 3, line 13 - line 42 column 4, line 13 -column 6, line 40 2-6 Α GB 2 218 872 A (TEXAS INSTRUMENTS LTD) X 22 November 1989 (1989-11-22) figure 1 page 13, line 7 -page 16, line 12 2-6 Further documents are listed in the continuation of box C. Patent family members are listed in annex. χl Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the *A* document defining the general state of the art which is not considered to be of particular relevance invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to 'E' earlier document but published on or after the international filing date involve an inventive step when the document is taken alone 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu- O document referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled in the art. other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 1 2. 01. 01 1 December 2000 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016

2

Polesello, P

INTERNATIONAL SEARCH REPORT

Interna. all Application No PCT/US 00/21316

	FC1/03 00/21316	
Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
US 5 561 577 A (MOTLEY GORDON W) 1 October 1996 (1996-10-01) figure 7 column 8. line 38 -column 9. line 15	1	
	2-6	
US 5 140 401 A (LEE CHUNG Y ET AL) 18 August 1992 (1992-08-18) figure 1	1-6	
US 5 194 394 A (TERASHIMA TOMOHIDE)	1-3,5	
figure 2 column 1, line 45 -column 2, line 34		
US 4 644 437 A (ROBE THOMAS J) 17 February 1987 (1987-02-17) figures 2,3	1-6	
HENG-SHENG HUANG ET AL: "THE BEHAVIOR OF BILATERAL LATCH-UP TRIGGERING IN VLSI ELECTRO STATIC DISCHARGE DAMAGE PROTECTION CIRCUITS" JAPANESE JOURNAL OF APPLIED PHYSICS, JP, PUBLICATION OFFICE JAPANESE JOURNAL OF APPLIED PHYSICS. TOKYO, vol. 32, no. 11A, PART 01, 1 November 1993 (1993-11-01), pages 4928-4933, XP000480190	7	
figures 2,3	10	
US 5 742 083 A (LIN SHI-TRON) 21 April 1998 (1998-04-21) figure 3 column 3, line 22 - line 38 column 3, line 66 -column 5, line 47	8,9	
US 5 157 573 A (LEE ALAN ET AL) 20 October 1992 (1992-10-20) figures 5,6 column 9, line 6 -column 11, line 40	8	
	1 October 1996 (1996-10-01) figure 7 column 8, line 38 -column 9, line 15 US 5 140 401 A (LEE CHUNG Y ET AL) 18 August 1992 (1992-08-18) figure 1 column 2, line 43 -column 3, line 58 US 5 194 394 A (TERASHIMA TOMOHIDE) 16 March 1993 (1993-03-16) figure 2 column 1, line 45 -column 2, line 34 US 4 644 437 A (ROBE THOMAS J) 17 February 1987 (1987-02-17) figures 2,3 column 3, line 15 -column 7, line 20 HENG-SHENG HUANG ET AL: "THE BEHAVIOR OF BILATERAL LATCH-UP TRIGGERING IN VLSI ELECTRO STATIC DISCHARGE DAMAGE PROTECTION CIRCUITS" JAPANESE JOURNAL OF APPLIED PHYSICS, JP, PUBLICATION OFFICE JAPANESE JOURNAL OF APPLIED PHYSICS, TOKYO, vol. 32, no. 11A, PART 01, 1 November 1993 (1993-11-01), pages 4928-4933, XP000480190 ISSN: 0021-4922 figures 2,3 US 5 742 083 A (LIN SHI-TRON) 21 April 1998 (1998-04-21) figure 3 column 3, line 22 - line 38 column 3, line 66 -column 5, line 47 US 5 157 573 A (LEE ALAN ET AL) 20 October 1992 (1992-10-20) figures 5,6	

INTERNATIONAL SEARCH REPORT

Information on patent family members

PCT/US 00/21316

Patent document cited in search report	•	Publication date	Patent family member(s)	Publication date
US 5452171	A	19-09-1995	US 5400202 A GB 2283857 A,B JP 7183394 A GB 2268007 A,B JP 6053407 A	21-03-1995 17-05-1995 21-07-1995 22-12-1993 25-02-1994
GB 2218872	A	22-11-1989	NONE	
US 5561577	Α	01-10-1996	GB 2286287 A,B GB 2319893 A,B JP 7263566 A	09-08-1995 03-06-1998 13-10-1995
US 5140401	Α	18-08-1992	NONE	
US 5194394	A	16-03-1993	JP 2062634 C JP 3136371 A JP 7095596 B DE 69017348 D DE 69017348 T EP 0424710 A US 5091766 A	24-06-1996 11-06-1991 11-10-1995 06-04-1995 02-11-1995 02-05-1991 25-02-1992
US 4644437	A	17-02-1987	CA 1285983 A DE 3676696 D EP 0248035 A ES 2003447 A JP 6001941 B JP 63501330 T WO 8702837 A	09-07-1991 07-02-1991 09-12-1987 01-11-1988 05-01-1994 19-05-1988 07-05-1987
US 5742083	Α	21-04-1998	NONE	
US 5157573	A	20-10-1992	US 5051860 A US 5270565 A	24-09-1991 14-12-1993